Upconverter', Conference Proceedings, 18th European Microwave Conference, pp. 753-758, (1988) . tronics, vol. 34, No. 3, pp. 649-652 (1988) . N. Scheinberg, "A Low-Frequency GaAs MESFET Circuit Model', vol. 23, No. 2, pp. 605-608 (1988) . P. Dautriche, "Session XVII:Analog Techniques", IEEE International Solid-State Circuits Conference, p. 216, (1987) .
Larson, "An Improved GaAs MESFET Equivalent Circuit Model for Analog Integrated Circuit Applications", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 4, pp. 567-574 (1987) .
Fenk, et al., "TV VHF/Hyperband Tuner ICs", IEEE Trans actions on Consumer Electronics, vol. CE-32, No. 4, pp. 723-733 (1986) . Makram-Ebeid, et al., " The Roles of The Surface and Bulk of the Semi-lnsulating Substrate in Low Frequency Anoma lies of GaAs Integrated Circuits', IEEE Transactions on Electron Devices, vol. ED-32, No. 3, pp. 632-642 (1985) . Consumer Electronics, vol. CE-28, No. 4, pp. 508-518, (1982) . Lee, et al., 
"Carrier Injection and Backgating Effect in GaAs
MESFETs', IEEE Electron Device Letters, vol. EDL-3, No. 4, pp. 97-98, (1982) . U.S. Patent Oct. 8, 1996 Sheet 3 of 14 5,563,545
"irr ------ The invention relates generally to the field of frequency conversion devices and in particular to gallium arsenide (GaAs) monolithic microwave integrated circuits (MMICs) therefor. More specifically, it relates to a low cost monolithic GaAs upconverter chip of the type used in a set-top cable television receiver.
Description of Related Art
Developments in GaAs monolithic microwave integrated circuit technology have made monolithic implementation of high frequency analog systems, such as cable television receivers and other radio receivers, the focus of considerable interest. The motivation for GaAs monolithic implementa tions is that such integration can lead to a considerable reduction in manufacturing cost and, sometimes, a perfor mance improvement as well.
Reports of GaAs television tuner circuits appear in the literature. See, for example, Ducourant et al., "A 3 Chip Double Conversion TV Tuner System with 70 dB Image Rejection', Proc. 1989 IEEE Symposium on Microwave and Millimeter-Wave Monolithic Circuits; and, Mizukami et al., "A High Quality GaAs ICTuner for TV/VCR Receivers', IEEE Trans on Consumer Electronics, August, 1988. These and other known circuits, however, suffer from various problems which diminish their performance and/or increase their cost relative to discrete component implementations of such devices as are in commercial use. Such problems include, for example: use of high-cost IC packaging tech nologies, requirements for too many off-chip components, demanding test procedures, excessive noise and/or distor tion, and expensive fabrication technologies. These and other factors combine to preclude, so far, the development of effective, commercially advantageous realizations of GaAs tuner chips.
Four important factors which determine the ultimate manufacturing cost of any electronic system including a custom monolithic chip are: the number of external parts beyond the chip required to complete the system, the pack aging cost of each chip, the testing cost (time/test), and the manufacturing yield (fraction of chips which can be sold, usually inversely proportional to the chip die area). Thus, a designer of a system which includes a custom monolithic chip will usually attempt to select a circuit topology that can be realized using the lowest cost chip package and the smallest number of off-chip components. In addition, since large value passive components, such as the inductors and capacitors conventionally used for filtering, can occupy a large fraction of the chip die area, circuit topologies which do not require such components are preferred in monolithic implementations where die area may significantly affect the yield and hence the cost of the chip. Finally, reduction of testing time is always useful in reducing the cost of any monolithic chip.
Upconverters, and frequency converters generally, typi cally include three basic functional blocks: an RF amplifier to amplify the RF input signal, a local oscillator (LO) to generate a LO signal, and a mixer to combine the RF input and LO signals to generate an intermediate frequency (IF)   10   15   20   25   30   35   45   50   55   65   2 signal. With regard to RF input amplification and LO signal generation, prior art frequency conversion systems employ a variety of standard circuit topologies to implement these functions, the selection of which is typically determined merely by interfacing requirements for the intended appli cation and the mixer topology used in the system. On the other hand, choice of a particular mixer topology is often critically important and may profoundly influence the ulti mate performance of a frequency conversion system. Cer tain mixer circuits have particular advantages in terms of distortion, noise, and carrier suppression.
A class of mixers known as double balanced mixers exhibits excellent carrier suppression and low second order distortion. While good carrier suppression can also be achieved in non-double balanced mixers by the use of filters, such filters require large value inductors and capacitors which consume excess chip area. Thus, the double balanced mixer is well suited for monolithic integration since large area capacitors and inductors can be avoided.
The Gilbert type mixer, first described by Gilbert in 1969, is a double balanced mixer found in many integrated circuits and is well suited for use in a GaAs monolithic frequency converter. Although the Gilbert type mixer has excellent carrier suppression and low second order distortion, it suf fers from high noise figure.
Mixer It has been discovered that a major source of noise in the Gilbert type mixer originates from input noise at the image frequency, and that such noise can be substantially elimi nated in the manner described herein. Gilbert type mixers comprise two tightly intertwined stages, (1) an RF amplifier stage which amplifies the RF input signal, and (2) a chopper (or mixer) stage which mixes the amplified RF input signal with a LO signal to generate the IF signal. Since all devices in electronic circuits inherently produce broadband noise, the RF amplifier stage will generate input noise to the chopper stage, and such noise includes components at both the RF and the image frequencies. It has been discovered that by filtering the input noise at the image frequency before it is frequency translated to the IF frequency, and thus unremovable by filtration, the overall noise figure of the mixer described herein can be substantially improved.
Conventionally, in non-differential circuits, an image rejection filter placed between the output of the RF amplifier and the input to the mixer will attenuate noise at the image frequency presented to the input of the mixer. This prevents noise at the image frequency from contributing to and increasing noise at the IF frequency. Prior art Gilbert type mixers have not used such image-rejection filters because the output of the RF amplifier stage could not be separated from the chopper (mixer) stage, and thus a filter could not usefully be placed between the RF amplifier and the mixer. Another important function of a receiver is to provide automatic gain control (AGC). The function of an AGC circuit is to adjust the gain of the receiver so that the IF output signal level remains relatively constant despite varia tions in the RF input signal level. This is typically accom plished by varying the gain of the RF input amplifier in response to changes in the RF input signal level.
A major problem with prior art AGC circuits is that they often introduce unwanted distortion. Conventionally, the AGC function was added to a Gilbert type mixer by replac ing the source degeneration resistors with an AGC FET (MOSFET, MESFET, GASFET, etc.) . This AGC FET acted as a voltage-controlled resistor whose drain-to-source resis tance Rs varied with the voltage V applied to the gate of the AGC FET. Since the gain of such a Gilbert type mixer depends on R, the voltage V at the gate of the AGC FET could be used to control the gain of the mixer.
A problem with these prior art AGC circuits is that the AGC FET resistance R is not only dependent on the gate voltage V, but also on the RF input voltage to the mixer and this latter dependence leads to increased distortion. Thus, there is a need for a low distortion AGC circuit compatible with a Gilbert type mixer but without the conventionally associated distortion problems.
A third problem associated with high frequency analog chips such as CATV upconverters is that such circuits have typically required specialized RF packages since the large pin inductances associated with standard plastic dual inline (DIP) packages would substantially degrade circuit perfor mance. The prior art contains a number of monolithic GaAs CATV-related upconverter and downconverter circuits, most of which are packaged in conventional high cost RF pack ages. The cost of these packages can exceed the cost of the remainder of the chip, making many applications simply too costly (relative to existing discrete component circuits) to be commercially feasible as integrated circuits. There is thus a need for circuit topologies with reduced sensitivity to the parasitic inductances of low cost DIP packages.
Testing also represents a significant fraction of the manu facturing cost of any integrated circuit. In accordance with the invention, a monolithic GaAs upconverter chip is provided that is cabable of employing a standard low cost plastic DIP package. Conventionally, use of such plastic DIP packages for RF frequency conversion circuits has been extremely limited because the pins of these packages have considerable self-inductance, which degrades the performance of such circuits. To date, integrated circuits packaged in plastic DIP packages have been primarily limited to frequencies below the UHF range, thus constrain ing their use in CATV, cellular telephone, and other impor tant RF applications. In accordance with the present inven tion, a differential circuit topology, including a novel image rejecting mixer and special on-chip RF bypass networks, is used to overcome the pin inductance limitations of the low cost DIP package. Ancillary benefits of the differential circuit topology employed in the present invention include lower distortion, lower noise, and superior LO and spur rejection in comparison to similar single-ended circuits currently in use.
In the upconverter chip according to the present inven tion, image rejection is provided by two matched inductors integrated into a Gilbert cell mixer forming a novel Gilbert type image-rejecting mixer circuit. By filtering the input noise associated with the image frequency, this Gilbert type image-rejecting mixer prevents the image frequency noise from being frequency translated into the mixer's IF output signal. Thus, this Gilbert type image-rejecting mixer main tains the advantages of excellent carrier suppression and low harmonic distortion generally associated with such mixers without the conventionally associated disadvantage of high noise figure.
In accordance with the invention, a Gilbert type mixer may also include a novel AGC circuit, including a capaci tively bootstrapped variable resistance circuit, which sig nificantly reduces the second order distortion conventionally associated with use of AGC circuits in Gilbert type mixers. Alternative embodiments of the AGC circuit employing serial cascading of the variable resistance circuits may also be used to further improve overall linearity and further reduce distortion.
While monolithic integration and low cost packaging represent important cost savings in the upconverter chip of the present invention, still additional cost saving is achieved by employing a particular DC bias circuit for the GaAs MESFETs which reduces the required testing time. As previously mentioned, back-gate effects in GaAs integrated circuits are known to involve very long time constants. Such back-gate related transient effects can lead to very long power-up latencies (e.g., several seconds), which will sub stantially increase testing time and cost. The present inven tion includes a DC bias circuit which can dramatically reduce the undesirable power-up latency caused by back gate transients. Using a preferred embodiment of the present invention, the power-up latency was reduced from several seconds to several milliseconds. output signal generated at ports 114 and 108 includes noise which is frequency translated from the image frequency in the range of 1450 to 1950 MHz. In accordance with the invention, the magnitude of this image component noise is attenuated by the Gilbert type image-rejecting mixer 102, thereby reducing the overall noise figure of the mixer.
Off-Chip Components
For use with this preferred embodiment of the invention, a small number of off-chip discrete parts are required to form a fully operational system. They include: by-pass capacitor 119 (FIG. 1) for AC grounding input port 107; DC blocking capacitors 120 for port 115 and 121 for port 111 (FIG. 1) ; a varactor and associated bias circuitry for tuning (shown as resonator 112 of FIG. 1) ; and, a baluns 120 (FIG. 3A) figure. Since the noise figure is difficult to model, a compromise value of 8 Ohms was chosen for resistors 253 and 254 in the embodiment depicted based on actual noise figure and distortion measurements of several test chips.
Previously, Gilbert type mixers have not included image rejection filters because it was not possible to clearly sepa rate the RF amplification and chopping (mixing) stages in a manner such that one could insert a filter between the stages. In accordance with the present invention, it was discovered these filters could be disposed as source-degenerating ele ments and implemented as inductors (251 and 252 in FIG.  3A, for example) .
To fully appreciate the constraints involved in the design of an image-rejecting Gilbert type mixer in accordance with the present invention, it is useful to carefully examine and in an upconverter, the added inductors will reduce the noise more than they will reduce the RF signal, and thus the noise figure of the mixer will be improved by the addition of the inductors.
An added benefit of the new image-rejecting Gilbert type mixer circuits in accordance with the invention (shown in FIGS. 3A and 5) is that the condition for image noise rejection, ZZ1/g at the image frequency, can be met with a small value inductor because 1/g is always made as small as possible to achieve high gain. This is useful, since only small values of inductance are realizable in an integrated circuit.
In accordance with the invention, Gilbert type image rejecting mixer 102 differs from conventional Gilbert type mixers by the addition of matched inductors 251 and 252. Inductors 251 and 252, together with resistors 253 and 254 and MESFETs 255 and 256, function as a balanced, single pole, low-pass image-rejection filter. The pole of this filter is located at the frequency at which the sum of the resistance looking into the source of MESFET 255 or 256 and the resistance of resistor 253 or 254 is equal to the reactance of inductor 251 or 252. Thus, the inductance of the required inductors is very small and inductors 251 and 252 can be implemented on-chip without requiring excessive die area. In accordance with the invention, alternative embodi ments (not shown) of the Gilbert type image-rejecting mixer may be realized by replacing the MESFETS in the embodi ments shown in FIGS. 3A or 5 with compatibly chosen MOSFETs, bipolar transistors, or other devices, all of which are considered within the scope 6f the present invention. The Gilbert type image-rejecting mixer topologies employing matched source-degenerating inductors 251 and 252 as shown in FIGS. 3A and 5 are ideally suited for monolithic implementation. The high degree of component and parasitic matching achievable through monolithic inte gration and careful symmetric layout is significant in elimi nating second order distortion. The Gilbert type image rejecting mixers 102 and 401 in accordance with the present invention enjoy the many distortion and feedthrough advan tages of Gilbert type mixer topologies generally, while simultaneously improving noise figure by eliminating image noise from the IF output.
Phase Splitter
The preferred embodiment shown in combined FIGS. 3A and 3B advantageously includes a phase splitter 103 to In voltage-controlled oscillator 104, the sum of the capacitance of capacitors 247 and 248 and the off-chip resonator (varactor) capacitance at port 111 represents the total capacitance in a resonant circuit also including the off-chip inductance consisting essentially of the sum of the chip package pin inductance, the varactor inductance, and the varactor pin inductance. 7. Low Cost Package Package 600 and similar low cost plastic DIP package technologies have the undesirable property of large pin inductances, on the order of 5 nH, which in the past has greatly limited use of relatively inexpensive plastic DIP packages for RF applications. In accordance with the present invention, use of the balanced Gilbert type mixer topology 102 helps to mitigate the negative effects of parasitic DIP package pin inductances.
RF Bypass Networks
Additionally, to further reduce the sensitivity to parasitic pin inductance, several on-chip passive RF bypass networks, each comprising a resistor and a capacitor in series, are connected between on-chip ground points and various pins. These dampen potential resonances of the upconverter that would otherwise occur due to pin inductances. In the pre ferred embodiment of the present invention shown in FIGS. 3A and 3B, resistor 245 and capacitor 246, resistor 243 and capacitor 242, and resistor 227 and capacitor 229 each represent such passive RF bypass networks.
For purposes of explanation, consider the RF bypass network in FIG. 3A which includes resistor 227 and capaci tor 229. Good mixer performance requires that internal node 107a, which provides an AC ground at the gate of MESFET 256, must maintain a low impedance to ground over the range of signal frequencies present in the upconverter. If, at a particular frequency, the impedance to ground at node 107a becomes too large, the upconverter will not perform well at that frequency.
In accordance with the invention, the resistance R of resistor 227 and the capacitance C of capacitor 229 are chosen to compensate for the effects of the package pin inductance L (the series inductance to the off-chip ground). Typically, the values of C and L are constrained largely by the integrated circuit and packaging technologies, respec tively. In accordance with the invention, resistance R is preferably determined by the following equation:
This assumes, of course that the resistances of other resistors connected to node 107a (resistors 221, 222, 223, and 224 in FIG. 3A) are substantially larger than R. If this is not the case, the equation for R can be modified to account for the other parallel resistances, as will be apparent to one of skill in the art.
In most integrated circuit technologies, capacitance C must remain small, since large capacitors require excessive die area. In the preferred embodiment of the upconverter, the capacitance C of capacitor 229 is 35 pF. The pin inductance L of the low cost DIP packages is typically about 5 nh, as previously mentioned. Thus, in the preferred embodiment, the resistance R of resistor 227 is chosen to be 16 Ohms.
FIG. 7 shows a plot of the impedance to ground of node 107a as a function of frequency for three different resis tances R of resistor 227 (capacitance C is 35 pF and inductance L is 5 nh, as above). For good performance of the upconverter chip 101, node 107a must maintain a sufficiently low impendance to ground over the signal fre quency range. In FIG. 7 , trace 603 represents the impedance to ground at node 107a (in the preferred embodiment of FIGS. 3A-B) as a function of frequency. As shown, the preferred values for resistor 227 and capacitor 229 (R=16 Ohms and C-35 5,563,545 11 pF) in the RF bypass network yeild an impedance charac teristic 603 effectively free from undesirable peaking in the signal frequency range. Traces 601 and 602 show the same impedence to ground at node 107a for different resistances R of resistor 227. Trace 601, in which the resistance of resistor 227 is reduced to 5 Ohms, displays an undesirable peak in the impedance to ground at about 380 MHz, e.g., well within the frequency band of interest. Trace 602 shows the effect of increasing the resistance of resistor 227 to 30 Ohms, which is an undesirable increase in the impedance at frequencies above about 500 MHz, also well within the signal band. Thus, the addition of the RF bypass network comprising resistor 227 and capacitor 229 and the selection of appropriate resistance and capacitance in accordance with the invention advantageously mitigates the deleterious effects conventionally caused by the pin inductance of the low cost package. The various RF bypass networks, along with other features of the design including the differential Gilbert type mixer, permit upconverter chip 101 to be encased in the low cost package 600 without substantial performance loss, thereby substantially reducing manufac turing cost.
Low Distortion AGC
An important function of a receiver is to provide auto matic gain control (AGC). The function of the AGC circuit is to adjust the gain of the receiver so that the IF output signal level remains constant with varying RF input signal level. Although the upconverter circuit shown in FIGS. 3A and 3B does not include an AGC circuit, upconverters including such AGC capability may be realized in accor dance with the invention by modifying Gilbert type mixer 102 as discussed below.
Conventional AGC circuits often introduce unwanted distortion and although they may be used with the upcon verter described above, it is preferable to employ a different ACG circuit which, in accordance with the invention, reduces distortion and is compatible with the Gilbert type 1Xe.
Conventionally, the AGC function was added to a Gilbert type mixer by replacing source degeneration resistors 253 and 254 (FIG. 3A) AGC FET 900 acts as a voltage-controlled resistor whose resistance Rs between drain 902 and source 901 is a function of the voltage V at gate 903. Since the gain of a Gilbert type mixer depends on R, this gain is controlled by gate voltage V, thus providing the AGC capability.
Unfortunately, resistance RDs also varies with the RF input signal applied at the gates of MESFETS 255 and 256, leading to the distortion described above. This is true not only for conventional MESFET AGC circuits, but also for conventional bipolar and MOS implementations, both in Silicon and Gallium Arsenide. R varies because the vary ing RF input signal causes the voltage at the source and drain This process of augmenting an input signal voltage by coupling another signal to the input node is commonly termed "bootstrapping." (See, for example, The Art of Elec tronics, 2d Ed. by Horowitz and Hill, Cambridge, Univ. Press. 1989, pp. 96-98.) In accordance with the invention as depicted generally in FIG. 11 , bootstrapping circuit 920 provides the bootstrapping which causes the resistance between the source 901 and drain 902 terminals of AGC FET900 to remain symmetric with respect to the polarity of the voltage across these terminals. Bootstrapping circuit 920, depicted in an "ideal' realization in FIG. 11 In nearly all monolithic integrated circuits, the back-gate terminal 705 of every device is connected in manufacture to a semi-insulating (SI) substrate, which in turn connects to a DC supply. During large-signal transient conditions, such as power-up, significant injection of carri ers via the back-gate terminals into the SI substrate can lead to anomalous circuit behavior, such as the so-called "hys teresis effect" reported in the previously incorporated articles and other less understood effects.
It was found with one early embodiment of the present upconverter chip that such back-gate transient effects seemed to cause a power-up latency on the order of seconds. While of little significance once the circuit is "warmed up' and in actual use, such a long power-up latency is undesir able since it significantly increases the testing time and hence the manufacturing cost of each chip.
In accordance with the invention, a preferred embodiment of the upconverter chip includes an improved DC biasing circuit, in which source degeneration resistors 225 and 236
were added for MESFETs 226 and 265 which control the bias current for the mixer 102 and phase splitter 103, respectively. The effect of adding source degeneration resis tors 225 and 236 was to reduce the observed power-up latency from seconds to milliseconds, significantly reducing the testing cost of each chip. While source degeneration is conventionally employed to increase output impedance, Source degeneration of critical bias current sources may be advantageously employed in accordance with the present invention to substantially reduce the back-gate associated power-up latency in monolithic GaAs integrated circuits.
In accordance with the invention, passive voltage-divid ing networks may also be used to bias the gate terminal of MESFET current sources. In FIGS. 3A-B for example, the gate terminals of MESFETs 226 and 265, which function as current sources, are biased by voltage-dividing networks comprising mostly or entirely passive devices, particularly diodes and resistors. In FIGS. 3A-B, the gate voltage of MESFET 226, which biases mixer 102, is set by a passive voltage-dividing network comprising resistors 221, 223 and 224, while the gate voltage of MESFET 265; which biases phase splitter 103, is set by a passive voltage-dividing network comprising resistor 250 and diodes 231, 232, 233, 234, and 235.
It will be evident to those of usual skill in this art that the preferred embodiments, as depicted in the drawings and the specification, represent but a few of the many circuits within the scope of the present invention, which is intended to be limited only in accordance with the following claims.
What is claimed is:
1. An electronically variable resistance circuit including a FET having source, drain and gate terminals, said variable resistance circuit providing an electronically controllable resistance between said source and drain terminals, said variable resistance circuit further comprising: a resistance control terminal; resistance means coupled between said resistance control terminal and said gate terminal of the FET; first capacitive means connected between said gate and drain terminals of the FET and second capacitive means connected between said gate and source terminals of the FET.
